Built-in Self Test for Pipeline Adc’s
نویسندگان
چکیده
This paper presents a new Built-In Self-Test for Pipeline ADC’s. The test set is divided in 3 parts: Monotonicity test for basic functionality verification, DC gain of each stage and frequency bandwidth of each stage. The approach is based on the “Divide and conquer” principle. Adaptive schemes are used to get a precise analog timer, ramp generator and compensation for process variations.
منابع مشابه
Built-In Self-Test for Static ADC Testing with a Triangle-Wave
This paper proposes a new BIST (Built-In Self-Test) method for static testing of an ADC (Analog-to-Digital Converter) with transition detection method. The proposed BIST uses a triangle-wave as an input test stimulus and calculates the ADC’s static parameters. Simulation results show that the proposed BIST can test both rising and falling transitions with minimal hardware overhead. key words: A...
متن کاملBackground Digital Calibration Techniques for Pipelined ADC’sy
A skip and fill algorithm is developed to digitally self-calibrate pipelined analog-to-digital converters (ADC’s) in real time. The proposed digital calibration technique is applicable to capacitor-ratioed multiplying digital-to-analog converters (MDAC’s) commonly used in multi-step or pipelined ADC’s. This background calibration process can replace, in effect, a trimming procedure usually done...
متن کاملBackground Digital Calibration Techniques for Pipelined ADCTMs - Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
A skip and fill algorithm is developed to digitally self-calibrate pipelined analog-to-digital converters (ADC’s) in real time. The proposed digital calibration technique is applicable to capacitor-ratioed multiplying digital-to-analog converters (MDAC’s) commonly used in multistep or pipelined ADC’s. This background calibration process can replace, in effect, a trimming procedure usually done ...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملA 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs
This work presents an efficient on-chip ramp generator targeting to facilitate the deployment of Built-In Self-Test (BIST) techniques for ADC static linearity characterization. The proposed ramp generator is based on a fully-differential switched-capacitor integrator that is conveniently modified to produce a very small integration gain, such that the ramp step size is a small fraction of the L...
متن کامل